Skip to main content Skip to local navigation
Home » Posts tagged 'verilog'

verilog

Verilog in Virtual Programming Lab

Unit testing is really important in general programming, but it's also really useful when creating interactive programming assignments. With Java, I like to use JUnit and with C I like to use the Unity unit tester. With Verilog it's actually really straight-forward to set up testing frameworks. In the EECS 2021 (Computer Organization) labs written […]